2025-04-21.log

+ aperezdc (~aperezdc@2a03:6000:6e61:633::43)00:45
+ zip100- (~zip100@193.32.248.201)04:53
- _zip100 (QUIT: Ping timeout: 244 seconds) (~zip100@193.32.248.148)04:54
- shanshe (QUIT: Ping timeout: 260 seconds) (~shanshe@118.red-81-36-60.dynamicip.rima-tde.net)05:03
+ shanshe (~shanshe@33.red-81-36-68.dynamicip.rima-tde.net)05:04
- buckket (QUIT: Quit: buckket) (~buckket@vps.buckket.org)12:19
+ buckket (~buckket@vps.buckket.org)12:20
+ xet7 (~xet7@user/xet7)12:28
minutestepan: haha nice hallucination13:07
minutei still wanna do ZZ1200 but the question is whennnn13:07
minutestepan: it's interesting how it was able to come up with VA202413:07
minutealso i still wonder if it was possible to make the ZZ9000 build process more accessible to more people so that they could at least hack on the C side. for example, like LiteX is able to call into xilinx synth and p+r tools purely from scripts and you don't have to touch vivado13:09
- aperezdc (QUIT: Ping timeout: 244 seconds) (~aperezdc@2a03:6000:6e61:633::43)13:46
pasik_minute: sounds like a good idea!14:05
pasik_the build process stuff, and also zz1200 of course14:05
+ aperezdc (~aperezdc@2a03:6000:6e61:633::43)15:56
stepanI need to set up my vivado again. What were you thinking, separate the c part of the firmware from the synth blob? Or add vivado synthesis to your CI so it builds everything upon CL upload?16:31
stepanAh... LiteX. 16:32
minutestepan: both are interesting approaches. yes, the fpga bitfile doesn't have to be touched that often, so one could use that as a binary and just have some lightweight c build process on top. the problem might be distributing the xilinx standard libraries though16:41
minutehttps://docs.amd.com/r/en-US/oslib_rm/BSP-and-Libraries-Overview16:43
minuteperhaps also interesting https://github.com/Elphel/ezynq?tab=readme-ov-file#ezynq16:47
minutehttps://fosdem.org/2025/events/attachments/fosdem-2025-4850-all-open-source-toolchain-for-zynq-7000-socs/slides/238027/All_Open_o2aSC3K.pdf17:00
minutehaha indeed > Hundreds of mouse clicks17:00
minutenice https://github.com/regymm/GenZ/17:01
minuteit can overclock the arm to 900 mhz :D17:05
- zip100- (QUIT: Ping timeout: 244 seconds) (~zip100@193.32.248.201)17:27
+ _zip100 (~zip100@193.32.248.182)17:28
minutehttps://github.com/antmicro/fastvdma17:50
- xet7 (QUIT: Quit: Leaving) (~xet7@user/xet7)23:57

Generated by irclog2html.py 2.17.3 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!