2021-08-09.log

- RobDangerous (QUIT: Ping timeout: 245 seconds) (~Thunderbi@p200300ec8f3e1c0064a0ed215a14aec3.dip0.t-ipconnect.de)00:25
+ xet7 (~xet7@user/xet7)01:06
- TadeusTaD (QUIT: *.net *.split) (tadeustad@fulu.psifactor.pl)06:58
- bfarmilo (QUIT: *.net *.split) (~bfarmilo@202.56.40.240)06:58
- js (QUIT: *.net *.split) (~js@2001:470:69fc:105::232)06:58
+ TadeusTaD (tadeustad@fulu.psifactor.pl)06:59
+ bfarmilo (~bfarmilo@202.56.40.240)06:59
+ js (~js@2001:470:69fc:105::232)06:59
+ pasik_ (pk@reaktio.net)07:01
- Chain|Q (QUIT: *.net *.split) (~charlie@berlin.coderetro.net)07:01
- pasik (QUIT: *.net *.split) (pk@centos/qa/pasik)07:01
+ Chain|Q (~charlie@berlin.coderetro.net)07:01
- js (QUIT: Ping timeout: 272 seconds) (~js@2001:470:69fc:105::232)07:03
- apolkosnik[m] (QUIT: Ping timeout: 245 seconds) (~apolkosni@2001:470:69fc:105::ff7)07:04
+ reformer (~reformer@softboy.mntmn.com)07:07
+ emiespo[m] (~emiespoma@2001:470:69fc:105::92a)07:25
+ apolkosnik[m] (~apolkosni@2001:470:69fc:105::ff7)07:26
+ RobDangerous (~Thunderbi@p200300ec8f3e1c0064b4bbd06701ccd2.dip0.t-ipconnect.de)07:55
+ js (~js@2001:470:69fc:105::232)08:37
- bfarmilo (QUIT: Ping timeout: 272 seconds) (~bfarmilo@202.56.40.240)09:43
+ bfarmilo (~bfarmilo@202.56.40.240)11:59
- RobDangerous (QUIT: Ping timeout: 272 seconds) (~Thunderbi@p200300ec8f3e1c0064b4bbd06701ccd2.dip0.t-ipconnect.de)18:02
mntmndone with another 25 reforms (at least my job). back to the amiga18:34
Jopewoo.. how long does it take you to assemble a reform these days?18:36
mntmnnot sure, the job is a complicated back-and-forth of 2 or 3 people18:37
Jopeah18:37
_BnuAssembled using SysInfo and Format.19:05
mntmn_Bnu: sorry for being extremely lazy but could there be also a difference between the DMA and non DMA impl of panning? 19:23
mntmn_Bnu: vertical panning works fine for me, but horizontal glitches out19:33
mntmnhmm code looks pretty similar19:39
mntmnlooks more like vdma craps out due to unaligned access like you told19:39
mntmnah yeah i get:19:43
mntmnVDMA Read channel set buffer address failed, status: 0xF19:43
_BnuHm?19:59
_BnuYeah I mean all you do is double click on VDMA and allow unaligned access.20:00
_BnuAnd then it wurks.20:00
- bfarmilo (QUIT: Read error: Connection reset by peer) (~bfarmilo@202.56.40.240)20:02
+ bfarmilo (~bfarmilo@202.56.40.240)20:03
mntmn_Bnu: well, that's the problem, it doesn't make a difference20:06
mntmnmaybe vivado is borked20:06
mntmn_Bnu: i already had that checked20:06
mntmn_Bnu: do you have the same settings? http://dump.mntmn.com/screenshot-2021-08-09-20-09-27.png20:09
mntmnand http://dump.mntmn.com/screenshot-2021-08-09-20-09-31.png20:10
mntmnif i use 32 bit color, the panning works fine. so it's def. about the alignment / the DRE doesn't work20:31
mntmnACTION shakes fist at xilinx20:31
mntmnmaybe it's borked in 2018.3?20:31
_BnuI donät see you having enabled it in that screenshot_20:38
_Bnu?, even20:38
_BnuStupid Swedish keyboard layout.'20:38
_BnuLike it's literally an option called "Allow unaligned access", hold on.20:39
_BnuSorry, "transfers"20:39
_BnuI have not changed any of those settings you showed.20:39
_Bnuhttps://cdn.discordapp.com/attachments/870965415000539146/874361342394523658/unknown.png20:39
mntmn_Bnu: uhm but that is enabled in my 2nd screenshot?20:41
mntmnok i just did this:20:42
mntmnscheiss fpga scheisse geht mal wieder nicht20:42
mntmnhaha20:42
mntmncopy paste fail, but at least very fitting20:43
mntmnprintf("VDMA MM2S DRE: %d\n", vdma.HasMm2SDRE);20:43
mntmnprintf("VDMA Config MM2S DRE: %d\n", Config->HasMm2SDRE);20:43
mntmnthat prints 0...20:43
mntmn(DRE is the same as "Allow Unaligned Transfers", it means Data Reorder Engine)20:44
_BnuAh sorry, I didn't see that second screenshot.20:44
_BnuBut it works for me in any color mode.20:44
mntmnyeah it is broken here20:45
mntmnin terms of vivado fugging it up20:45
_BnuI'm definitely using 2018.3, though.20:45
mntmnok so in my xparameters.h it is disabled20:45
_BnuSince it's impossible to build the ZZ9000 firmware in 2019 and up.20:45
mntmnhow are xparameters rebuilt20:45
_BnuNo idea... And I assume you're not me, so you actually remembered to generate the bipstream and export the hardware...20:46
mntmnyes20:48
mntmnthe zz9000_bsp_new subproject was not in my projewct20:48
mntmnproject20:48
mntmnlol.20:50
mntmnyeah i had to right click that and "regenerate BSP sources"20:50
mntmnbooting...20:52
mntmn_Bnu: now it works perfectly!!!!20:53
mntmnwe could make a nice demo based on this scrolling and screen split...20:53
_BnuOr could we... what if it's illegal...20:54
mntmnthe cops can't do anything!20:56
mntmnbtw i'm gonna try and bring back 15 bit mode... maybe it works for shapeshifter but who knows20:56
mntmn_Bnu: 15 bit workbench lol http://dump.mntmn.com/screenshot-2021-08-09-21-26-30.png21:26
mntmn(gfx routines are confused)21:27
_BnuLooks fine to me...21:27
_BnuI think it's because it interprets the 15-bit mode as 8-bit. As in one byte per pixel.21:27
mntmnhmm21:28
mntmnprobably the vdma setup21:28
mntmnalso21:28
mntmni will hack it to pretend it is like 16 bit21:30
mntmn_Bnu: lol http://dump.mntmn.com/screenshot-2021-08-09-21-47-25.png21:47
mntmnnow the graphics are horizontally compressed, but not exactly 50% and also the cursor can go beyond this21:48
mntmnah, bug in video_formatter it appears21:53
_BnuI add these bugs to make it more exciting...21:59
mntmni am sorry but this is a bug of my creation ;_;22:04
mntmn15 bit mode now looks almost ok, except that blittemplate is non functional (seems to do nothing)22:10
mntmncould be that p96 doesn't really support it22:12
mntmnyeah i blame p9622:14
mntmni mean normally you can't select 15 bit for workbench...22:14
mntmnbut DisplayMode can22:14
+ bfarmilo_ (~bfarmilo@202.56.40.240)22:31
- bfarmilo (QUIT: Ping timeout: 248 seconds) (~bfarmilo@202.56.40.240)22:35
+ jLM (~jlm@c-9849205c.030-46-67626724.bbcust.telenor.se)23:44
jLMI just managed to get the time to install my zz9000 card in my amiga 4000. I have a few questions:23:46
jLMAm I crazy to think that I would be able to hook it up to my sony 55" tv?23:46
mntmnnot crazy, but maybe you have to use fw1.9 beta 23:47
mntmnbecause 1.8 messed up timings for some monitors23:47
mntmnor, displays23:48
jLMok, this sounds promising. I installed the drivers using the 1.8 installer. But I'm not sure my card has the 1.8 firmware. Does this matter?23:50
mntmnwhen did you get the card?23:51
jLMdecember 2020 (batch 5? first with the hardware fix)23:52
jLMI'm also somewhat confused by the installer. Last screen stated that there was suppose to be a zz9000 folder in workbench: and there was nothing to be found23:53
mntmnhmm that's probably nothing23:56
mntmnzztop can tell you the firmware version you're on23:56
jLMzztop is not included in the installer. right?23:57
mntmnyep, will come with the next version 23:57
jLMI guess I'll have to try the USB support now :)23:57
mntmnyou can get it here https://mntre.com/media/ZZ9000_info_md/zz9000-firmware-archive/zz9000-firmware-archive.html23:58

Generated by irclog2html.py 2.17.3 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!